

US009484260B2

(12) United States Patent Grivna

(10) Patent No.: US 9,484,260 B2

(45) **Date of Patent:**

Nov. 1, 2016

(54) HEATED CARRIER SUBSTRATE SEMICONDUCTOR DIE SINGULATION METHOD

(71) Applicant: Semiconductor Components

Industries, LLC, Phoenix, AZ (US)

(72) Inventor: Gordon M. Grivna, Mesa, AZ (US)

(73) Assignee: SEMICONDUCTOR COMPONENTS

INDUSTRIES, LLC, Phoenix, AZ

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/153,940

(22) Filed: Jan. 13, 2014

(65) Prior Publication Data

US 2014/0127885 A1 May 8, 2014

Related U.S. Application Data

- (63) Continuation-in-part of application No. 14/057,756, filed on Oct. 18, 2013, now Pat. No. 9,136,173.
- (60) Provisional application No. 61/723,548, filed on Nov. 7, 2012, provisional application No. 61/750,520, filed on Jan. 9, 2013, provisional application No. 61/774,081, filed on Mar. 7, 2013.
- (51) Int. Cl. H01L 21/20 (2006.01) H01L 21/78 (2006.01) H01L 21/67 (2006.01)
- (52) U.S. Cl.

CPC *H01L 21/78* (2013.01); *H01L 21/67092* (2013.01); *H01L 21/67132* (2013.01); *H01L 21/67144* (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

4,820,377 A	4/1989	Davis et al.		
5,075,253 A	12/1991	Sliwa, Jr.		
5,166,097 A	11/1992	Tanielian		
5,510,655 A	4/1996	Tanielian		
5,753,418 A	5/1998	Tsai et al.		
5,856,705 A	1/1999	Ting		
5,863,813 A	1/1999	Dando		
6,030,885 A	2/2000	Bothra		
6,140,151 A	10/2000	Akram		
	(Continued)			

FOREIGN PATENT DOCUMENTS

WO	WO 01/56063	A2	8/2001
WO	WO 01/56063	A3	8/2001


(Continued)

Primary Examiner — Caleb Henry (74) Attorney, Agent, or Firm — Kevin B. Jackson

(57) ABSTRACT

In one embodiment, die are singulated from a wafer having a back layer by placing the wafer onto a first carrier substrate with the back layer adjacent the carrier substrate, forming singulation lines through the wafer to expose the back layer within the singulation lines, and using a mechanical device to apply localized pressure to the wafer to separate the back layer in the singulation lines. The localized pressure can be applied through the first carrier substrate proximate to the back layer, or can be applied through a second carrier substrate attached to a front side of the wafer opposite to the back layer. Heat is applied to the first carrier substrate while the localized pressure is applied.

20 Claims, 15 Drawing Sheets



US 9,484,260 B2

Page 2

(56)	Referen	ces Cited	2009/0057838 A1	3/2009	Arita et al.
J	J.S. PATENT	DOCUMENTS	2009/0061595 A1 2009/0065904 A1 2009/0075459 A1*	3/2009 3/2009 3/2009	Weber et al. Wang Sato et al
6,165,814	A 12/2000	Wark et al.	2009/0263927 A1	10/2009	Lin et al.
6,200,851		Arnold	2010/0029059 A1* 2010/0029061 A1*		Matsumura et al 438/464 Kamiya et al 438/464
6,214,703]		Chen et al. Wark et al.	2010/0023001 A1 2010/0048001 A1		Harikai et al.
6,342,724] 6,406,979]		Fischer et al.	2010/0055875 A1		Haji et al.
6,563,204			2010/0129985 A1*		Ootake et al 438/464
6,642,127		Kumar et al.	2010/0129986 A1* 2010/0129988 A1*	5/2010	Kamiya et al
6,686,225		Wachtler	2010/0129989 A1*		Kamiya et al 438/464
6,897,128 1 6,969,669 1			2010/0173474 A1		Arita et al.
7,060,531			2010/0227454 A1*		Dohmae 438/464
7,098,077		Huang et al.	2010/0240196 A1*		Saito et al
7,129,114			2010/0248451 A1* 2010/0261336 A1*	10/2010	Pirogovsky et al 438/463 Morita
7,253,477 1 7,309,623 1		Loechelt et al. Tan et al.	2010/0279491 A1*		Kiuchi et al
7,335,576		David et al.	2010/0311226 A1*	12/2010	Hamasaki et al 438/464
7,488,668	B2 2/2009	Arita et al.	2010/0311227 A1*		Hatakeyama et al 438/464
7,629,228		Haji et al.	2010/0314781 A1* 2011/0053346 A1*	12/2010 3/2011	Hayashi et al
7,651,925		Wyant Arita et al.	2011/0033340 A1 2011/0124180 A1	5/2011	Abe et al 436/438
7,678,670 1 7,705,420 1		Joodaki	2011/0124181 A1	5/2011	Suzuki et al.
7,767,551		Arita et al.	2011/0175209 A1	7/2011	Seddon et al.
7,781,310	B2 8/2010	Grivna	2011/0175225 A1	7/2011	Seddon et al.
7,846,848		Lewington et al.	2011/0177675 A1 2011/0189835 A1*	7/2011 8/2011	Grivna et al. Sugo et al
7,883,343		Mulligan et al. Arita et al.	2011/0189855 A1 2011/0237050 A1*	9/2011	Sugimura et al
7,906,410 1 7,915,140 1		Genda et al 438/462	2011/0244657 A1*	10/2011	Grivna et al 438/462
7,923,349		McElrea	2011/0287609 A1	11/2011	Kobayashi
7,985,661		Grivna	2011/0294279 A1*	12/2011 12/2011	Okamura
7,989,319		Grivna et al.	2011/0318879 A1* 2012/0028415 A1*	2/2011	Hatakeyama et al 438/114 Shiga et al 438/113
8,012,857] 8,178,372]		Grivna et al. Lutgen et al.	2012/0061805 A1*		Amano et al
8,384,231		Grivna et al.	2012/0068312 A1*	3/2012	Tanaka et al 257/620
8,587,130		Hamasaki et al 257/777	2012/0070960 A1*		Murata et al 438/464
8,691,666		C	2012/0238073 A1*		Johnson et al 438/464 Grivna et al.
2001/0000079		Usami et al 438/119	2012/0244681 A1 2012/0309170 A1*		Hayashishita et al 438/464
2003/0207579 <i>I</i> 2003/0235937 <i>I</i>		Rattner et al 438/106	2012/0322231 A1		Kim et al.
2004/0087065		Udrea et al.	2012/0329250 A1*		Oda et al 438/465
2004/0102025			2013/0040426 A1	2/2013	
2004/0185580			2013/0095639 A1* 2013/0122688 A1*	4/2013 5/2013	Takamoto et al
2005/0084996 2 2005/0104165 2		Harper Ishio et al.	2013/0157415 A1*	6/2013	Morita et al
2005/0142863		Spandre	2013/0164914 A1	6/2013	
2005/0196940	A1* 9/2005	Yajima et al 438/460	2013/0178006 A1*	7/2013	Kim et al
2006/0001130		Islam et al.	2013/0230973 A1* 2013/0264686 A1	9/2013 10/2013	
2006/0030078 A 2006/0115962 A		Jiang et al. Maeda 438/460	2013/0204030 A1*		Tanaka et al 438/462
2006/0113902		Dolechek et al.	2014/0057411 A1*	2/2014	Hoang et al 438/460
2006/0141677		Munakata et al 438/127	2014/0127880 A1*		Grivna 438/458
2006/0154401		Gardner et al.	2014/0159254 A1*	6/2014	Takamoto et al 257/778
2006/0166466		Maki et al 438/464	EODEIC	NI DATE	NT DOCLIMENTS
2006/0244096 2 2006/0278956 2		Sekiya Cadouri	FOREIG	IN PALE	NT DOCUMENTS
2007/0087524		Montgomery	WO 2004066	382 A1	8/2004
2007/0132034	A1 6/2007	Curello et al.	WO 2007007		1/2007
2007/0148807		Akram	WO PCT/JP2007/066		8/2007
2007/0249178 2 2008/0099900 2		Ogihara Oganesian et al.	WO 2008081		7/2008
2008/0190902		Nakamura 219/121.67	WO 2009063	020 A1	5/2009
2009/0001609			* cited by examiner		









FIG. 1


















OL





1 0 0
















40, O 10 10



16. 16B



COL




FIG. 18

HEATED CARRIER SUBSTRATE SEMICONDUCTOR DIE SINGULATION **METHOD**

CROSS REFERENCE TO RELATED APPLICATION

This application is a continuation-in-part application of prior U.S. patent application Ser. No. 14/057,756 entitled SEMICONDUCTOR DIE SINGULATION METHOD AND APPARATUS filed on Oct. 18, 2013, which claims the benefit of priority from U.S. Provisional Application No. 61/723,548, which was filed on Nov. 7, 2012, U.S. Provisional Application No. 61/750,520, which was filed on Jan. 15 9, 2013, and U.S. Provisional Application No. 61/774,081, which was filed on Mar. 7, 2013. Priority thereto for common subject matter is hereby claimed which is hereby incorporated by reference and priority thereto for common subject matter is hereby claimed.

BACKGROUND

The present invention relates, in general, to electronics and, more particularly, to methods and apparatus for forming 25 semiconductors.

In the past, the semiconductor industry utilized various methods and equipment to singulate individual semiconductor die from a semiconductor wafer on which the die was manufactured. Typically, a technique called scribing or 30 dicing was used to either partially or fully cut through the wafer with a diamond cutting wheel along scribe grids or singulation lines that were formed on the wafer between the individual die. To allow for the alignment and the width of the dicing wheel each scribe grid usually had a large width, 35 an additional embodiment of the present invention; generally about one hundred fifty (150) microns, which consumed a large portion of the semiconductor wafer. Additionally, the time required to scribe each singulation line on the semiconductor wafer could take over one hour or more. This time reduced the throughput and manufacturing capac- 40 ity of a production facility.

Other methods, which have included thermal laser separation (TLS), laser ablation dicing, and plasma dicing, have been explored as alternatives to scribing. Plasma dicing is a promising process compared to scribing and other alterna- 45 tive processes because it supports narrower scribe lines, has increased throughput, and can singulate die in varied and flexible patterns. However, plasma dicing has had manufacturing implementation challenges. Such challenges have included non-compatibility with wafer backside layers, such 50 as back metal layers, because the etch process has been unable to effectively remove or separate the backside layers from the singulation lines. Removing or separating the backside layers from the scribe lines is necessary to facilitate subsequent processing, such as pick-and-place and assembly 55 processes.

Accordingly, it is desirable to have a method of singulating die from a semiconductor wafer that removes or separates the backside layers from within the singulation lines. It would be beneficial for the method to be cost effective and 60 to minimize any damage to or contamination of the separated die.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a reduced plan view of an embodiment of a wafer in accordance with the present invention;

2

- FIGS. 2-5 illustrate partial cross-sectional views of an embodiment of a the wafer of FIG. 1 at various stages in a process of singulating die from the wafer in accordance with an embodiment of the present invention;
- FIG. 6 illustrates a cross-sectional view of the wafer of FIG. 1 at a stage of processing within an apparatus in accordance with another embodiment of the present inven-
- FIG. 7 illustrates a partial cross-sectional view of an embodiment of the wafer of FIG. 5 or FIG. 6 at a later stage of processing in accordance with an embodiment of the present invention;
- FIG. 8 illustrates a cross-sectional view of a wafer in accordance with a second embodiment of the present inven-
- FIG. 9 illustrates a top view of the second embodiment after subsequent processing in accordance with the present invention:
- FIG. 10 illustrates a cross-sectional view of the second 20 embodiment after subsequent processing in accordance with the present invention;
 - FIG. 11 illustrates a cross-sectional view of the second embodiment after additional processing in accordance with the present invention;
 - FIG. 12 illustrates a cross-sectional view of the second embodiment after further processing in accordance with the present invention;
 - FIG. 13 illustrates a cross-sectional view of the second embodiment at a later stage of fabrication in accordance with the present invention;
 - FIG. 14 illustrates a cross-sectional view of the second embodiment in accordance with an alternative manufacturing process;
 - FIG. 15 illustrates the wafer of FIG. 10 in accordance with
 - FIG. 16A illustrates a cross-sectional view of the additional embodiment after further processing in accordance with one embodiment of the present invention;
 - FIG. 16B illustrates a cross-sectional view of the additional embodiment after further processing in accordance with another embodiment of the present invention;
 - FIG. 17 illustrates a cross-sectional view of the additional embodiment at a later stage of fabrication in accordance with the present invention; and
 - FIG. 18 illustrates a flowchart of a process for singulating back layer material in accordance with a further embodiment of the present invention.

For simplicity and clarity of the illustration, elements in the figures are not necessarily drawn to scale, and the same reference numbers in different figures denote the same elements. Additionally, descriptions and details of wellknown steps and elements are omitted for simplicity of the description. For clarity of the drawings, certain regions of device structures, such as doped regions or dielectric regions, may be illustrated as having generally straight line edges and precise angular corners. However, those skilled in the art understand that, due to the diffusion and activation of dopants or formation of layers, the edges of such regions generally may not be straight lines and that the corners may not be precise angles. Furthermore, the term "major surface" when used in conjunction with a semiconductor region, wafer, or substrate means the surface of the semiconductor region, wafer, or substrate that forms an interface with another material, such as a dielectric, an insulator, a conductor, or a polycrystalline semiconductor. The major surface can have a topography that changes in the x, y and z directions.

DETAILED DESCRIPTION OF THE DRAWINGS

FIG. 1 is a reduced plan view that graphically illustrates a wafer 10 at a later step in fabrication. In one embodiment, wafer 10 can be a semiconductor substrate. Wafer 10 5 includes a plurality of semiconductor die, such as die 12, 14, 16, and 18, that are formed on or as part of semiconductor wafer 10. Die 12, 14, 16, and 18 are spaced apart from each other on wafer 10 by spaces in which singulation lines are to be formed or defined, such as scribe lines or singulation 10 lines 13, 15, 17, and 19. As is well known in the art, all of the semiconductor die on wafer 10 generally are separated from each other on all sides by areas where scribe lines or singulation lines, such as singulation lines 13, 15, 17, and 19 are to be formed. Die 12, 14, 16, and 18 can be any kind of 15 electronic device including semiconductor devices such as, diodes, transistors, discrete devices, sensor devices, optical devices, integrated circuits or other devices known to one of ordinary skill in the art. In one embodiment, wafer 10 has completed wafer processing including the formation of a 20 backside layer described hereinafter.

FIG. 2 illustrates an enlarged cross-sectional view of wafer 10 at an early step in a die singulation method in accordance with a first embodiment. In one embodiment, wafer 10 is attached to a carrier substrate, transfer tape, or 25 carrier tape 30 that facilitates supporting the plurality of die after they are singulated. Such carrier tapes are well known to those of skill in the art. In one embodiment, carrier tape 30 can be attached to a frame 40, which can include frame portions or portions 401 and 402. As illustrated, carrier tape 30 can be attached to surface 4010 of frame portion 401 and to surface 4020 of frame portion 402.

In the cross-section illustrated, wafer 10 can include a bulk substrate 11, such as a silicon substrate, which can include opposing major surfaces 21 and 22. In other embodi- 35 ments, bulk substrate 11 can comprise other semiconductor materials such as heterojunction semiconductor materials. In one embodiment, contact pads 24 can be formed along, in, on, or above portions of major surface 21 to provide for electrical contact between structures formed within substrate 40 11 and next levels of assembly or external elements. For example, contact pads 24 can be formed to receive bonding wires or clips that may be subsequently be attached to contact pads 24, or contact pads 24 can be formed to receive a solder ball, bump or other type of attachment structure. 45 Contact pads 24 generally can be a metal or other conductive material. Typically, a dielectric material 26 such as, a blanket deposited dielectric layer can be formed on or overlying major surface 21 to function as a passivation layer for wafer 10. In one embodiment, dielectric material 26 can be a 50 material that etches at a slower rate than that of substrate 11. In one embodiment, dielectric material 26 can be a silicon oxide, silicon nitride, or polyimide when substrate 11 is silicon.

In one embodiment, openings can be formed in dielectric 55 material 26 (and other dielectric layers that can be formed underneath dielectric material 26) to expose underlying surfaces of contact pads 24 and surfaces of substrate 11 where singulation lines 13, 15, 17, and 19 are to be formed. In one embodiment, a patterned photoresist layer can be 60 used for the openings using an etching process. As illustrated in FIG. 2 and in accordance with the present embodiment, wafer 10 further includes a layer of material 28 formed on or overlying major surface 22 of wafer 10. In one embodiment, layer 28 can be a conductive back metal layer. In one 65 embodiment, layer 28 can be a multi-layer metal system such as, titanium/nickel/silver, titanium/nickel/silver/tung-

4

sten, chrome/nickel/gold, copper, copper alloys, gold, or other materials known to those skilled in the art. In another embodiment, layer 28 can be a wafer backside coating (WBC) film, such as a die-attach coating or film. In one embodiment, layer 28 can be formed having or provided with gaps, spaces, or channels between at least some adjacent die. In a further embodiment, the gaps are substantially aligned with corresponding spaces on the opposite side of wafer 10 where singulation lines 13, 15, 17, 19 will be formed. In another embodiment, layer 28 is separated from edges of least some of the die.

FIG. 3 illustrates an enlarged cross-sectional view of wafer 10 at a subsequent step during a singulation process. In FIG. 3, a plasma or dry etch singulation process is illustrated. It is understood that other singulation processes can be used. In one embodiment, wafer 10 can be mounted on carrier tape or film 30 and then can be placed within an etch apparatus 300, such as a plasma etch apparatus. In one embodiment, substrate 11 can be etched through the openings to form or define singulation lines or openings 13, 15, 17, and 19 extending from major surface 21. The etching process can be performed using a chemistry (generally represented as arrows 31) that selectively etches silicon at a much higher rate than that of dielectrics and/or metals. In one embodiment, wafer 10 can be etched using a process commonly referred to as the Bosch process. In one embodiment, wafer 10 can be etched using the Bosch process in a deep reactive ion etch system. In one embodiment, the width of singulation lines 13, 15, 17, and 19 can be from about five microns to about twenty microns. Such a width is sufficient to ensure that the openings that form singulation lines 13, 15, 17, and 19 can be formed completely through substrate 11 stopping proximate to or on layer 28 because of the etch selectivity as generally illustrated in FIG. 4. In one embodiment, layer 28 can be used as a stop layer for the plasma etch singulation process. In one embodiment, singulation lines 13, 15, 17, and 19 can be formed in about five to about thirty minutes using the Bosch process.

FIG. 5 illustrates a cross-sectional view of wafer 10 at a subsequent process step. In one embodiment, frame 40 can be placed onto a holding device 63 or support structure 63. In one embodiment, support structure 63 can include pedestal(s) or standoff(s) 631 that is configured to provide a gap 632, depression 632, or well 632 or another structure that allows wafer 10 and tape 30 to expand without contacting support structure 63 during subsequent processing. In one embodiment, frame 40 can be reversibly attached to support structure 63 using vacuum or a clamping structure.

In one embodiment, layer 28 is separated by a mechanical device 61, such as a stylus 610 or a rotating wheel 620 as illustrated in FIG. 5. In one embodiment, surface 21 is free floating (i.e., well 632 is an air gap) as illustrated in FIG. 5. In another embodiment, surface 21 can be in contact with a flexible support structure such as polyimide or any number of flexible polymers. In one embodiment, mechanical device 61 is configured to provide a reduced area or localized pressure point 623 onto wafer 10. In one embodiment, mechanical device 61 can be configured to have a radius that is approximately half the width of die 12, 14, 16, and 19. In another embodiment, mechanical device 61 can be configured to have a radius that is approximately equal to a width of die 12, 14, 16, and 19. In one embodiment, the radius of mechanical device 61 can be selected to be approximately double the size of die 12, 14, 16, and 19 or greater. Mechanical device 61 can be configured with pressure, speed, and alignment control. Also, mechanical device 61 can be configured with a quick disconnect device 611 to

allow for simplified removal of mechanical device 61 from a main apparatus, which improves process flexibility. Mechanical device 61 can be made of a metal, rubber, organic solid material (for example, a plastic), ceramic, composite material, combinations thereof, or other materials 5 known to those of ordinary skill in the art. In the embodiment illustrated, rotating wheel 620 can be passed along tape 30 with sufficient pressure applied to separate layer 28 while minimizing any detrimental effects to die 12, 14, 16, and 19. In one embodiment, more than one mechanical device 61 10 can be used to separate layer 28.

5

FIG. 6 illustrates a cross-sectional view of wafer 10 at subsequent process step as an alternative embodiment to FIG. 5. In one embodiment, multiple mechanical devices 71 can be formed on a plate structure 710. Mechanical devices 15 71 can be similar to mechanical devices 61. In one embodiment, mechanical devices 71 can be styluses configured to provide localized pressure points onto wafer 10. In one embodiment, plate structure 710 can be placed against tape 30 with sufficient pressure applied to separate layer 28. In 20 one embodiment, plate structure 710 can rotate as illustrated by arrow 712. In another embodiment, frame 40 can be rotated over plate structure 710 as illustrated by arrow 714 or moved horizontally back-and-forth over plate structure In a subsequent step, die 12, 14, 16, and 18 can be removed from carrier tape 30 as part of a further assembly process using, for example, a pick-and-place apparatus 81 as generally illustrated in FIG. 7. In one embodiment, carrier tape 30 can be exposed to a UV light source prior to the 30 pick-and-place step to reduce the adhesiveness of the tape.

FIG. 8 illustrates a partial cross-sectional view of a wafer 100 in accordance with a second embodiment. In one embodiment, substrate 100 can be a semiconductor wafer similar to semiconductor wafer 10, and can have a plurality 35 of die or semiconductor die 12, 14, 16, and 18. Die 12, 14, 16, and 18 are spaced apart from each other on substrate 100 by spaces in which singulation lines are to be formed or defined, such as scribe lines or singulation lines 13, 15, 17, and 19. Die 12, 14, 16, and 18 can be any kind of electronic 40 device including semiconductor devices such as, diodes, transistors, discrete devices, sensor devices, optical devices, integrated circuits or other devices known to one of ordinary skill in the art.

In one embodiment, wafer 100 has completed wafer 45 processing including the formation of a backside layer 281. In one embodiment, backside layer **281** is a continuous film. The method in accordance with the present embodiment is configured for processing wafers having thicker layers or materials on the backside of wafer 100. It was found in some 50 wafers with thicker backside materials that the cracks that form during the separation process can undesirably propagate or wander into the active areas of the die, which can lead to device failures. In one embodiment, layer 281 can be a wafer backside coating or WBC formed using, for example 55 stencil, screen printing, and/or spin coating techniques. By way of example, the WBC can be a die attach adhesive material having a thickness from about 5 microns to about 50 microns. In one embodiment, the WBC can be a die attach adhesive material having a thickness of about 20 60 microns. Layer 281 can be configured to facilitate the attachment of die 12, 14, 16, and 18 to a next level of assembly, such as a leadframe or a printed circuit board. In another embodiment, layer 281 can be a back metal layer having a thickness greater than about 2 microns or 3 65 microns. In one embodiment, layer 281 can be a titanium/ nickel/gold/tin (Ti/Ni/Au/Sn) back metal structure having a

thickness greater than about 3 microns. As those skilled in the art appreciate, whether the present embodiment is used can depend on not only thickness of the materials present, but also the kinds materials present. In one embodiment, layer 281 can be formed having or provided with gaps, spaces, or channels between at least some adjacent die. In a further embodiment, the gaps are substantially aligned with corresponding spaces on the opposite side of wafer 10 where singulation lines 13, 15, 17, 19 will be formed. In another embodiment, layer 281 is separated from edges of least some of the die.

6

FIG. 9 illustrates a top view of wafer 100 after subsequent processing in which singulation lines or openings 13, 15, 17, and 19 are formed. In one embodiment, wafer 100 can be mounted on carrier tape 30 with layer 281 against carrier tape 30. In one embodiment, carrier tape 30 is mounted to frame 40. Wafer 100 can then be placed into the etch apparatus as described in FIG. 3 to form or define singulation lines 13, 15, 17, and 19. FIG. 10 illustrates a cross-sectional view of wafer 100 after singulation lines 13, 15, 17 and 19 are defined. In one embodiment, singulation lines 13, 15, 17 and 19 end or terminate adjacent or proximate to or stop on layer 281.

or moved horizontally back-and-forth over plate structure 710 as illustrated by arrows 716 and 718 to separate layer 28. In one embodiment, a carrier land a subsequent step, die 12, 14, 16, and 18 can be removed from carrier tape 30 as part of a further assembly process using, for example, a pick-and-place apparatus 81 as generally illustrated in FIG. 7. In one embodiment, carrier tape 30 can be exposed to a UV light source prior to the pick-and-place step to reduce the adhesiveness of the tape. FIG. 8 illustrates a partial cross-sectional view of a wafer 100 in accordance with a second embodiment. In one embodiment, substrate 100 can be a semiconductor wafer similar to semiconductor wafer 10, and can have a plurality of die or semiconductor die 12, 14, 16, and 18. Die 12, 14,

FIG. 12 illustrates a cross-sectional view of wafer 100 at a subsequent process step. In one embodiment, frame 40 can be placed onto a holding device 63 or support structure 63. In one embodiment, support structure 63 can include pedestal(s) or standoff(s) 631 that is configured to provide a gap 632, depression 632, or well 632 or another structure that allows wafer 100 and film 310 to expand without contacting support structure 63 during subsequent processing. In one embodiment, frame 40 can be reversibly attached to support structure 63 using vacuum or a clamping structure.

In one embodiment, layer 281 is separated by a mechanical device 61, such as a stylus 610 or a rotating wheel 620 as illustrated in FIG. 12. In one embodiment, layer 281 is free floating as illustrated in FIG. 12. In another embodiment, surface 281 can be in contact with a flexible support structure such as polyimide or any number of flexible polymers. In one embodiment, mechanical device 61 is configured to provide a reduced area or localized pressure point 623 onto wafer 10. In one embodiment, mechanical device 61 can be configured to have a radius that is approximately half the width of die 12, 14, 16, and 19. In another embodiment, mechanical device 61 can be configured to have a radius that is approximately equal to a width of die 12, 14, 16, and 19. In one embodiment, the radius of mechanical device 61 can be selected to be approximately double the size of die 12, 14, 16, and 19. Mechanical device 61 can be configured with pressure, speed, and alignment control. Also, mechanical device 61 can be configured with a quick disconnect device 611 to allow for simplified removal of mechanical device 61 from a main apparatus, which improves process flexibility. Mechanical device 61

can be made of a metal, rubber, organic solid material (for example, a plastic), ceramic, composite material, or combinations thereof. In the embodiment illustrated, rotating wheel 620 can be passed along tape 301 with sufficient pressure applied to separate layer 281 while minimizing any 5 detrimental effects to die 12, 14, 16, and 19. In one embodiment, more than one mechanical device 61 can be used to separate layer 281.

FIG. 13 illustrates a cross-sectional view of wafer 100 at a subsequent fabrication step. In one embodiment, a carrier 10 tape 320 is placed on the back surface or the surface adjacent layer 281 and carrier film 310 can be removed from the opposite side. In one embodiment, carrier tape 320 overlaps onto frame 40. In one embodiment, frame 40 with carrier tape 320 and wafer 100 can be placed within a mechanical 15 device that helps spread-out or expand carrier tape 320 to better facilitate, for example, a pick and place step. In one embodiment, frame 40 can be placed between clamp portions 816 and 818 as generally illustrated in FIG. 13. In one embodiment, step or stand-off portions 821 can be placed or 20 attached onto clamp portions 818 to provide a structure for expanding or stretching carrier tape 320. This expansion effect can increase the distance between adjacent die on wafer 100 to better facilitate the removal of the individual die from carrier tape 320. In one embodiment, carrier tape 25 320 can be exposed to UV light to reduce the adhesive characteristics of the tape to make removal of the die easier.

FIG. 14 illustrates a cross-sectional and perspective view of wafer 100 at subsequent process step as an alternative embodiment to FIG. 12. In one embodiment, multiple 30 mechanical devices 71 can be formed on a plate structure 710. Mechanical devices 71 can be similar to mechanical devices 61. In one embodiment, mechanical devices 71 can be styluses configured to provide localized pressure points onto wafer 100. In one embodiment, plate structure 710 can 35 be placed against film 310 with sufficient pressure applied to separate layer 281. In one embodiment, plate structure 710 can rotate as illustrated by arrow 712. In another embodiment, frame 40 can be rotated over plate structure 710 as illustrated by arrow 714 or moved horizontally back-and- 40 forth over plate structure 710 as illustrated by arrows 716 and 718 to separate layer 281. In a subsequent step, die 12, 14, 16, and 18 can be removed from the carrier tape as part of a further assembly process using, for example, the method described and generally illustrated in FIG. 13. In one 45 embodiment, the carrier tape can be exposed to a UV light source prior to the pick-and-place step to reduce the adhesiveness of the tape. It is understood that prior to pick and place an additional carrier tape can be placed adjacent layer 281 and carrier film 310 can be removed.

FIG. 15 illustrates a cross-sectional view of wafer 100 as an alternative embodiment after processing described in conjunction with FIG. 10. In one embodiment, carrier film 310 is placed overlying the front surface or the surface opposite to layer 281. In one embodiment, carrier film 310 55 overlaps onto carrier 40 as illustrated in FIG. 15. In the present embodiment, carrier tape 30 is left in place for additional processing. It should be noted that FIG. 15 represents an idealized image and that carrier film 310 and carrier tape 30 may come into contact with each other; 60 optionally an additional release layer (not shown) may be added between carrier film 310 and carrier tape 30.

FIG. 16A illustrates a cross-sectional view of wafer 100 at a subsequent process step. In one embodiment, frame 40 can be placed onto a holding device 731 or support structure 65 731. In accordance with the present embodiment, support structure 731 is configured to heat and/or cool carrier tape 30

8

above or below room temperature (above or below about 20 degrees Celsius to about 25 degrees Celsius) to further enhance the separation process. In one embodiment, support structure 731 can include an embedded resistive heating element that provides a controlled heat source. In another embodiment, support structure 731 can include a passage structure that allows a heated liquid or heated gas to pass through support structure 731 to provide a controlled heat or cooling source. In one embodiment, support structure 731 is configured to heat carrier tape 30 to a temperature that is below the point where melting or irreversible damage to the carrier tape properties occurs. In one embodiment, support structure 731 heats carrier tape 30 to a temperature where the adhesive properties of carrier tape 30 decrease thereby enhancing the extrusion of carrier tape 30 between adjacent die on wafer 100 to separate layer 281. In other words, the elevated temperature decreases the viscosity of carrier tape 30, which in turn allows less pressure to be applied by mechanical device 81 to separate layer 281 compared to a non-heated process. Less applied pressure can reduce the risk of damaging the separated die. In one embodiment, support structure 731 is configured to heat carrier tape 30 to a temperature below about 90 degrees Celsius. In another embodiment, support structure 731 is configured to heat carrier tape 30 to a temperature from about 35 degrees Celsius to about 45 degrees Celsius. This temperature is adjusted in accordance with the properties of the selected carrier tape. In another embodiment, support structure 731 is configured to cool carrier tape 30 to a temperature below about 20 degrees Celsius. In one embodiment, support structure 731 is configured to cool carrier tape to a temperature from about 5 degrees Celsius to about 15 degrees Celsius. In a further embodiment, support structure 731 can be configured to include a gap 732, depression 732, or well 732 as illustrated in FIG. 16B or another structure that allows wafer 100 and tape 30 to expand without contacting support structure 731 during subsequent processing. Support structure 731 may be heated or cooled to heat or cool layer 30. Support structure 731 may have adjustable vacuum or air pressure against layer 30. In one embodiment, frame 40 can be reversibly attached to support structure 731 using vacuum or a clamping structure. In an optional embodiment, a compressive layer 733 can be placed within well 732 to provide additional elastic, resistive, or reactive force during the singulation of layer 281. In one embodiment, compressive layer 733 can be a rubber pad or a pressurized membrane structure.

In one embodiment, layer 281 is separated by mechanical device 81, such as a stylus 810 as illustrated in FIGS. 16A and 16B, which is applied to the front side of wafer 100 through film 310. In accordance with the present embodiment, the singulation of layer 281 is carried with wafer 100 placed between tape 30 and film 310. Mechanical device 81 is configured to provide a mechanical force along the front side of wafer 100 sufficient to propagate separation lines or cracks within singulation lines 13, 15, 17, and 19. In one embodiment, mechanical device 81 is configured to provide a reduced area or localized pressure point 823 onto wafer 100. In one embodiment, stylus 810 can be configured to have a radius that is approximately half the width of die 12, 14, 16, and 18. In another embodiment, stylus 810 can be configured to have a radius that is approximately equal to a width of die 12, 14, 16, and 18. In one embodiment, the radius of stylus 810 can be selected to be approximately double the size or greater of die 12, 14, 16, and 18. Mechanical device 81 can be configured with pressure, speed, and alignment control. Also, mechanical device 81

can be configured with a quick disconnect device 811 to allow for simplified removal of mechanical device 81 from a main apparatus, which improves process flexibility. Mechanical device 81 can be made of a metal, rubber, organic solid material (for example, a plastic), ceramic, composite material, combinations thereof, or other materials as known to those of ordinary skill in the art. In one embodiment, more than one mechanical device 81 can be used to separate layer 281.

FIG. 17 illustrates a cross-sectional view of wafer 100 at a subsequent fabrication step. In one embodiment, carrier film 310 can be removed from the front side of wafer 100 leaving carrier tape 30 in place. In one embodiment, frame 40 with carrier tape 30 and wafer 100 can be placed into a $_{15}$ mechanical device that helps spread-out or expand carrier tape 30 to better facilitate, for example a pick and place step. In one embodiment, frame 40 can be placed between clamp portions 816 and 818 as generally illustrated in FIG. 17. In one embodiment, step or stand-off portions 821 can be 20 placed or attached onto clamp portions 818 to provide a structure for expanding or stretching carrier tape 320. This expansion effect can increase the distance between adjacent die on wafer 100 to better facilitate the removal of the individual die from carrier tape 30. In one embodiment, 25 carrier tape 30 can be exposed to UV light to reduce the adhesive characteristics of the tape to make removal of the die easier.

FIG. 18 illustrates a flow chart for singulating thick backside material in accordance with another embodiment. 30 FIG. 18 will be described using wafer 100 embodiment starting at FIG. 10 after wafer 100 has been singulated. It is understood that such singulation can be by any method where the singulation terminates proximate to backside layer 281. In step 1300 carrier film 310 is applied or attached to 35 the front side of wafer 100 with carrier tape 30 adjacent to layer 281. In the present embodiment, carrier film 310 can be selected to have a higher adhesive strength between carrier film 310 and wafer 100 compared to the adhesive strength between carrier tape 30 and wafer 100. In one 40 embodiment, the difference in adhesive strengths can be selected to better maintain the die in place while carrier tape 30 is subsequently removed after layer 281 is singulated or separated. Carrier tape 30 is selected to have an adhesive strength sufficient to remove material from the singulation 45 lines without pulling the die away from carrier film 310 or damaging the remaining layer 281 material on the individual

In optional step 1301, a localized pressure is applied to at least one side of wafer 100 to initiate cracks, crack lines, or 50 separation lines in layer 281 within the singulation lines. In one embodiment, stylus 611 can be used. In another embodiment, a pressurized liquid or gas can be used. In one embodiment, the localized pressure can be applied the front side of wafer 100. In another embodiment, the localized 55 pressure can be applied to the backside of wafer 100. In a further embodiment, the localized pressure can be applied to both sides of wafer 100.

In step 1302, carrier tape 30 can be optionally exposed to a UV light source and then removed wafer 100. In one 60 embodiment, the removal of carrier tape 30 during step 1302 removes material from singulation lines 13, 15, 17, and 19, which is facilitated by the differences in adhesive strengths between carrier film 310 and carrier tape 30. In one embodiment, the removal of the material can be facilitated without 65 having to stretch the carrier tape or use the stylus to separate the back metal or back layer, although removal of the metal

10

will require less adhesive force if separated by the stylus prior to the removal of carrier tape 30.

In step 1303, a new carrier tape can be applied to the backside of wafer 100, and then carrier film 310 can be removed from the front side of wafer 100 in step 1304. Wafer 100 can then be subjected to further processing.

It was found that the present embodiments produce improved results compared to methods using carrier tapes on one side of the wafer only. In accordance with the present embodiment, carrier tape layers are placed on both sides of the wafer during the singulation of the backside material. The present embodiment improves the quality of the singulated backside material and reduces yield loss due to singulation lines propagating into die active areas.

From all of the foregoing, one skilled in the art can determine that, according to one embodiment, a method of singulating a wafer (for example, elements 10, 100) comprises providing a wafer having a plurality of die (for example, elements 12, 14, 16, 18) formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed along the second major surface. The method includes placing the wafer onto a first carrier substrate (for example, element 30), wherein the layer of material is adjacent the first carrier substrate. The method includes singulating the wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein singulating includes stopping in proximity to the layer of material. The method includes heating the first carrier substrate. The method includes applying a localized pressure (for example, element 61, 71, 710, 81) to at least one of the first major surface or the second major surface to separate the layer of material in the singulation lines.

From all of the foregoing, one skilled in the art can determine that, according to another embodiment, a method of singulating die from a wafer (for example, elements 10, 100) comprises providing a wafer having a plurality of die (for example, elements 12, 14, 16, 18) formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces (for example, elements 21, 22) and wherein a layer of material (for example, elements 28, 281) is formed along the second major surface. The method includes placing the wafer onto a first carrier substrate (for example, element 30), wherein the layer of material is adjacent the first carrier substrate; singulating the wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein the singulation lines terminate before penetrating completely through the layer of material. The method includes placing the wafer onto to a second carrier substrate (for example, element 310), wherein the layer of material is opposite to the second carrier substrate. The method includes applying heat to the first carrier substrate. The method includes moving a mechanical device along the second carrier substrate to separate the layer of material in the singulation lines.

In one embodiment of the foregoing method, placing the wafer onto the first carrier substrate can include placing the wafer onto a first carrier tape, and placing the wafer onto the second carrier substrate can include placing the wafer onto a second carrier tape. In another embodiment, moving the mechanical device can include moving at least one stylus. In an additional embodiment, providing the wafer can include providing a semiconductor wafer having a wafer backside

coating layer overlying the second major surface. In a further embodiment, singulating the wafer can include plasma etching the wafer.

From all of the foregoing, one skilled in the art can determine that, according to an additional embodiment, a 5 method of singulating a substrate (for example, elements 10, 100) comprises providing a substrate having a plurality of die (for example, elements 12, 14, 16, 18) formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed overlying the second major surface. The method includes placing a carrier tape (for example, element 30) onto the layer of material. The method includes plasma etching the substrate 15 through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein the singulation lines terminate in proximity to the layer of material. The method includes placing a carrier film (for example, element 310) onto the substrate opposite to the layer of material. The 20 method includes heating the carrier tape to a temperature from about 35 degrees Celsius to about 45 degrees Celsius. The method includes applying a localized pressure to the first major surface using a mechanical device to separate the layer of material.

In one embodiment of the foregoing method, applying a localized pressure can include applying a localized pressure with at least one stylus. In another embodiment providing the substrate includes providing a semiconductor wafer having a wafer backside coating layer formed overlying the 30 second major surface.

From all of the foregoing, one skilled in the art can determine that, according to further embodiment, a method of forming an electronic device comprises providing a wafer (for example, elements 10, 100) having a plurality of die (for 35 example, elements 12, 14, 16, 18) formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed along the second 40 major surface, and wherein the layer of material is placed on a first carrier substrate. The method includes singulating the wafer through the spaces to form singulation lines (for example, elements 13, 15, 17, 19). The method includes placing the wafer onto a second carrier substrate (for 45 example, element 310), wherein the layer of material is opposite to the second carrier substrate. The method includes moving a mechanical device along one of the first or second carrier substrates to separate the layer of material in the singulation lines.

In one embodiment of the foregoing method, placing the wafer onto the first carrier substrate can include placing the wafer onto a first carrier tape, and placing the wafer onto the second carrier substrate can include placing the wafer onto a second carrier tape. In another embodiment, moving the 55 mechanical device can include moving the mechanical device with both the first carrier substrate and the second carrier substrate attached to the wafer. In an additional embodiment, moving the mechanical device can include moving at least one carrier substrate. In a further embodi- 60 ment, moving the mechanical device can include moving at least one stylus along the second carrier substrate. In a still further embodiment, moving the mechanical device can include moving the mechanical device while the first carrier tape is placed against a compressive layer. In another 65 embodiment, placing the wafer onto the second carrier substrate can include placing the wafer onto the second

12

carrier substrate, wherein the second carrier substrate has a higher adhesive strength than the first carrier substrate. In an additional embodiment, one or more of the foregoing methods can further include removing the first carrier substrate after moving the mechanical device, wherein removing the first carrier substrate removes portions of the layer of material in the singulation lines. In one embodiment, removing the first carrier substrate can include removing the first carrier substrate without stretching either the first or the second carrier tapes before the first carrier tape is removed.

From all of the foregoing, one skilled in the art can determine that, according to a still further embodiment, an apparatus for separating die (for example, elements 12, 14, 16, 18) from a wafer (for example, elements 10, 100) comprises a structure for holding the wafer on a carrier substrate, wherein the semiconductor wafer has a plurality of singulation lines that terminate proximate to a layer of material on the wafer; and a structure for applying a localized pressure (for example, elements 61, 71, 81) to the wafer through the carrier substrate.

In one embodiment of the foregoing apparatus the semiconductor wafer has a plurality of singulation lines etched through the semiconductor wafer. In another embodiment, the singulation lines are plasma etched through the semiconductor wafer. In an additional embodiment, the structure for applying the localized pressure can be configured to move in relation to the wafer. In a further embodiment, the structure for applying the localized pressure can be configured to rotate. In a still further embodiment, the structure for applying the localized pressure comprises more than one stylus. In one embodiment, the structure for holding can include a compressive layer (for example, element 733). In another embodiment, the compressive layer comprises a pressurized membrane structure.

From all of the foregoing, one skilled in the art can determine that, according to another embodiment, a method of singulating a substrate comprises providing a substrate (for example, elements 10, 100) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed overlying the second major surface. The method includes placing a carrier tape (for example, element 30) onto the layer of material. The method includes plasma etching the substrate through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein the singulation lines terminate in proximity to the layer of material. The method includes applying a localized pressure to the second major surface using a mechanical device (for example, elements 61, 71, 81) to separate the layer of material.

From all of the foregoing, one skilled in the art can determine that, according to an additional embodiment, a method of singulating a substrate comprises providing a substrate (for example, elements 10, 100) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed overlying the second major surface. The method includes placing a first carrier tape (for example, element 30) onto the layer of material. The method includes plasma etching the substrate through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein the singulation lines terminate in proximity to the layer of material. The

method includes placing a second carrier tape (for example, element 310) onto the substrate opposite to the layer of material; and removing the first carrier tape to separate the layer of material in singulation lines.

From all of the foregoing, one skilled in the art can 5 determine that, according to further embodiment, a method of singulating a substrate comprises providing a substrate (for example, elements 10, 100) having a plurality of die (for example, elements 12, 14, 16, 18) formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed overlying the second major surface. The method includes placing a first carrier tape (for example, element 30) onto the layer of 15 material. The method includes plasma etching the substrate through the spaces to form singulation lines (for example, elements 13, 15, 17, 19), wherein the singulation lines terminate in proximity to the layer of material. The method includes placing a second carrier tape (for example, element 20 310) onto the substrate opposite to the layer of material. The method includes applying a localized pressure to one major surface of the substrate using a mechanical device (for example, 61, 71, 81) to separate the layer of material in the singulation lines while substrate is attached to both the first 25 and second carrier tapes.

From all of the foregoing, one skilled in the art can determine that, according to a still further embodiment, a method of singulating a substrate comprises providing a substrate (for example, elements 10, 100) having a plurality 30 of die (for example, elements 12, 14, 16, 18) formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces (for example, elements 21, 22), and wherein a layer of material (for example, elements 28, 281) is formed overly- 35 ing the second major surface. The method includes placing a first carrier tape (for example, element 30) onto the layer of material. The method includes plasma etching the substrate through the spaces to form singulation lines, wherein the singulation lines terminate in proximity to the layer of 40 material. The method includes placing a second carrier tape (for example, element 310) onto the substrate opposite to the layer of material. The method includes removing the first carrier tape to separate the layer of material in singulation

In view of all of the above, it is evident that a novel method and apparatus are disclosed. Included, among other features, is placing a substrate having a layer of material on a major surface of the substrate onto a carrier tape, and forming singulation lines through the substrate to expose 50 portions of the layer of material within the singulation lines. A carrier film is applied to the front side of the substrate, heat is applied to the carrier tape, and a mechanical device that provides a localized pressure to the front side of the substrate is used to separate the layer of material from the back side 55 of the substrate. The method provides, among other things, an efficient, reliable, and cost effective process for singulating substrates that include back layers, such as thicker back metal layers or WBC layers.

While the subject matter of the invention is described with 60 specific preferred embodiments and example embodiments, the foregoing drawings and descriptions thereof depict only typical embodiments of the subject matter, and are not therefore to be considered limiting of its scope. It is evident that many alternatives and variations will be apparent to 65 those skilled in the art. For example, other forms of removable support materials can be used instead of carrier tapes.

14

As the claims hereinafter reflect, inventive aspects may lie in less than all features of a single foregoing disclosed embodiment. Thus, the hereinafter expressed claims are hereby expressly incorporated into this Detailed Description of the Drawings, with each claim standing on its own as a separate embodiment of the invention. Furthermore, while some embodiments described herein include some but not other features included in other embodiments, combinations of features of different embodiments are meant to be within the scope of the invention and meant to form different embodiments as would be understood by those skilled in the art

What is claimed is:

1. A method of singulating a wafer comprising:

providing a wafer having a plurality of die formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces, and wherein the first and the second major surfaces are parallel to one another, and wherein a layer of material is formed along the second major surface;

placing the wafer onto a first carrier substrate, wherein the layer of material is adjacent the first carrier substrate such that the second major surface faces the first carrier substrate:

singulating the wafer through the spaces to form singulation lines, wherein singulating includes stopping in proximity to the layer of material;

heating the first carrier substrate; and

applying a localized and perpendicular pressure to at least one of the first major surface or the second major surface to separate the layer of material in the singulation lines.

- 2. The method of claim 1, wherein heating the first carrier substrate includes heating the first carrier substrate at a temperature between about 35 degrees Celsius and about 45 degrees Celsius.
- 3. The method of claim 1, wherein providing the wafer includes providing the wafer where the layer of material is separated from at least some die edges.
- **4**. The method of claim **1**, wherein applying the localized and perpendicular pressure comprises moving a mechanical device transversely along the first carrier substrate.
- 5. The method of claim 1 further comprising placing a second carrier substrate on the first major surface, and wherein applying the localized and perpendicular pressure includes moving a mechanical device along the second carrier substrate.
- 6. The method of claim 1, wherein placing the wafer onto the first carrier substrate comprises placing the wafer onto a first carrier tape.
- 7. The method of claim 1, wherein applying the localized and perpendicular pressure includes applying the localized and perpendicular pressure with the carrier substrate stationary.
- 8. The method of claim 1, wherein applying the localized and perpendicular pressure includes applying the localized and perpendicular pressure with the carrier substrate rotating
- 9. The method of claim 1, wherein applying the localized and perpendicular pressure comprises applying the localized and perpendicular pressure with at least one stylus.
- 10. The method of claim 9, wherein applying the localized and perpendicular pressure with the at least one stylus comprises applying the localized and perpendicular pressure with at least one stylus having a radius that is approximately double the cross-sectional area of a die within the wafer.

15

- 11. The method of claim 1, wherein providing the wafer comprises providing a semiconductor wafer having a back metal layer overlying the second major surface.
- 12. The method of claim 1, wherein singulating the wafer comprises plasma etching the wafer.
 - 13. A method of singulating die from a wafer comprising: providing a wafer having a plurality of die formed on the wafer and separated from each other by spaces, wherein the wafer has first and second opposing major surfaces, and wherein a layer of material is formed along the 10 second major surface;

placing the wafer onto a first carrier substrate, wherein the layer of material is adjacent the first carrier substrate; singulating the wafer through the spaces to form singulation lines, wherein the singulation lines terminate 15 before penetrating completely through the layer of material:

placing the wafer onto to a second carrier substrate, wherein the layer of material is opposite to the second carrier substrate;

applying heat to the first carrier substrate; and moving a mechanical device along the second carrier substrate to separate the layer of material in the singulation lines.

- 14. The method of claim 13, wherein placing the wafer onto the first carrier substrate comprises placing the wafer onto a first carrier tape, and wherein placing the wafer onto the second carrier substrate comprising placing the wafer onto a second carrier tape.
- 15. The method of claim 13, wherein moving the mechanical device comprises moving at least one stylus.

16

- **16**. The method of claim **13**, wherein applying heat includes heating the first carrier substrate to a temperature from about 35 degrees Celsius to about 45 degrees Celsius.
- 17. The method of claim 13, wherein singulating the wafer comprises plasma etching the wafer.
 - 18. A method of singulating a substrate comprising: providing a substrate having a plurality of die formed on the substrate and separated from each other by spaces, wherein the substrate has first and second opposing major surfaces, and wherein a layer of material is formed overlying the second major surface;

placing a carrier tape onto the layer of material; plasma etching the substrate through the spaces to form singulation lines, wherein the singulation lines terminate in proximity to the layer of material;

placing a carrier film onto the substrate opposite to the layer of material;

heating the carrier tape to a temperature from about 35 degrees Celsius to about 45 degrees Celsius; and applying a localized pressure to the first major surface using a mechanical device to separate the layer of material.

- 19. The method of claim 18, wherein applying a localized pressure comprises applying a localized pressure with at least one stylus.
- 20. The method of claim 18, wherein providing the substrate includes providing a semiconductor wafer having a wafer backside coating layer formed overlying the second major surface.

* * * * *